

AMENDMENTS TO THE CLAIMS  
(IN REVISED FORMAT COMPLIANT WITH THE PROPOSED  
REVISION TO 37 CFR 1.121)

1. (PREVIOUSLY AMENDED) An apparatus comprising:  
a first circuit configured to present a parallel output  
data signal in response to (i) a first clock signal and (ii) one or  
more serial data signals; and

5 a second circuit configured to present said one or more  
serial data signals and said first clock signal in response to (i)  
a second clock signal and (ii) a parallel input data signal.

2. (ORIGINAL) The apparatus according to claim 1,  
wherein said first clock signal comprises a bit clock signal.

3. (ORIGINAL) The apparatus according to claim 1,  
wherein said second clock signal comprises a reference clock  
signal.

4. (ORIGINAL) The apparatus according to claim 1,  
wherein said first circuit further comprises:

a third circuit configured to generate (i) one or more  
select signals and (ii) a selected clock signal in response to (i)  
5 said first clock signal and (ii) a phase select signal.

5. (ORIGINAL) The apparatus according to claim 4,  
wherein said first circuit further comprises:

a phase comparator circuit configured to generate said  
phase select signal in response to said one or more select signals  
5 and one of said one or more serial data signals.

6. (ORIGINAL) The apparatus according to claim 4,  
wherein said third circuit comprises a phase generation and select  
circuit.

7. (ORIGINAL) The apparatus according to claim 4,  
wherein said first circuit includes a deserializer circuit  
configured to generate said parallel output data signal in response  
to said selected clock signal and another one of said one or more  
5 serial data signals.

8. (ORIGINAL) The apparatus according to claim 7,  
wherein said first circuit further comprises:

a multiplexer configured to generate (i) said one of said  
one or more serial data signals and (ii) said another one of said  
5 one or more serial data signals, in response to said one or more  
serial data signals.

9. (PREVIOUSLY AMENDED) A circuit comprising:  
means for generating a parallel output data signal in  
response to (i) a first clock signal and (ii) one or more serial  
data signals; and

5 means for generating said one or more serial data signals  
and said first clock signal in response to (i) a second clock  
signal and (ii) a parallel input data signal.

10. (PREVIOUSLY AMENDED) A method for controlling a  
pulse width in a phase and/or frequency detector comprising the  
steps of:

(A) generating a parallel output data signal in response  
5 to (i) a first clock signal and (ii) one or more serial data  
signals; and

(B) generating said one or more serial data signals and  
said first clock signal in response to (i) a second clock signal  
and (ii) a parallel input data signal, wherein said first clock  
10 signal is configured to control said pulse width.

11. (ORIGINAL) The method according to claim 10,  
wherein said first clock signal comprises a bit clock signal.

12. (ORIGINAL) The method according to claim 10, wherein said second clock signal comprises a reference clock signal.

13. (ORIGINAL) The method according to claim 10, wherein step (A) further comprises the sub-step of:

generating (i) one or more select signals and (ii) a selected clock signal in response to (i) said first clock signal and (ii) a phase select signal.

5

14. (ORIGINAL) The method according to claim 13, wherein step (A) further comprises the sub-step of:

5

generating said phase select signal in response to said one or more select signals and one of said one or more serial data signals.

15. (ORIGINAL) The method according to claim 14, wherein step (A) further comprises the sub-step of:

5

generating said parallel output data signal in response to said selected clock signal and another one of said one or more serial data signals.

16. (ORIGINAL) The method according to claim 15, further comprising the step of:

5 generating said one of said one or more serial data signals and said another one of said one or more serial data signals, in response to said one or more serial data signals.

17. (PREVIOUSLY NEW) The apparatus according to claim 1, wherein said second circuit is configured to generate a plurality of said serial data signals.

---

18. (CURRENTLY AMENDED) The apparatus according to claim 1, wherein said first circuit is configured to receive to a plurality of said serial data signals.

19. (CURRENTLY AMENDED) The apparatus according to claim 9, wherein said ~~second circuit~~ means for generating one or more serial data signals is configured to generate a plurality of said serial data signals.

20. (CURRENTLY AMENDED) The apparatus according to claim 10, wherein said ~~second circuit~~ means for generating a parallel output data signal is configured to generate receive a plurality of said serial data signals.

---